

## United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	ATION NO. FILING DATE FIRST NAMED INVENTOR		ATTORNEY DOCKET NO. CONFIRMATION		
10/624,506	07/23/2003	Jae-Il Byeon	SEC.1025	SEC.1025 7403	
20987 75	90 11/01/2005		EXAMINER		
	FRANCOS, & WHITT	WOJCIECHOWICZ, EDWARD JOSEPH			
ONE FREEDOI 11951 FREEDO	M SQUARE OM DRIVE SUITE 1260	ART UNIT	PAPER NUMBER		
RESTON, VA	20190		2815		
			DATE MAILED: 11/01/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary		Applicatio	Application No.		Applicant(s)				
		10/624,50	6	BYEON ET AL.					
		Examiner		Art Unit					
		Edward Wo	ojciechowicz	2815					
Period fo	The MAILING DATE of this communication appropriate the second	ppears on the	cover sheet with the c	orrespondence ad	ddress				
WHIC - Exter after - If NO - Failu Any I	ORTENED STATUTORY PERIOD FOR REPORTENED STATUTORY PERIOD FOR REPORTED IS LONGER, FROM THE MAILING assions of time may be available under the provisions of 37 CFR to SIX (6) MONTHS from the mailing date of this communication. It period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statutely received by the Office later than three months after the mailed patent term adjustment. See 37 CFR 1.704(b).	DATE OF TH 1.136(a). In no even od will apply and will ute, cause the appli	IS COMMUNICATION ont, however, may a reply be time expire SIX (6) MONTHS from cation to become ABANDONE	N. nely filed the mailing date of this of D (35 U.S.C. § 133).					
Status									
1)	Responsive to communication(s) filed on <u>03</u>	August 2005.							
•	This action is FINAL. 2b)⊠ This action is non-final.								
3) 🗌	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is								
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Dispositi	on of Claims								
4) 🛛	4)⊠ Claim(s) <u>1-21</u> is/are pending in the application.								
,	4a) Of the above claim(s) is/are withdrawn from consideration.								
	5) Claim(s) is/are allowed.								
	6)⊠ Claim(s) <u>1-21</u> is/are rejected.								
7)	Claim(s) is/are objected to.								
8)	Claim(s) are subject to restriction and	l/or election re	quirement.						
Applicati	on Papers								
9) The specification is objected to by the Examiner.									
,	10)⊠ The drawing(s) filed on <u>23 July 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).									
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).									
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.									
Priority u	ınder 35 U.S.C. § 119								
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).									
a) ☐ All b) ☐ Some * c) ☐ None of:									
	1. Certified copies of the priority documents have been received.								
	2. Certified copies of the priority documents have been received in Application No								
	3. Copies of the certified copies of the priority documents have been received in this National Stage								
	application from the International Bureau (PCT Rule 17.2(a)).								
* See the attached detailed Office action for a list of the certified copies not received.									
Attachmen			A) [] (a) a diam'd a company a compa	(DTO 442)					
· =	e of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948)		,	w Summary (PTO-413) lo(s)/Mail Date					
3) Infor	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 r No(s)/Mail Date	08)	5) Notice of Informal P 6) Other:	atent Application (PT	O-152)				

Application/Control Number: 10/624,506

Art Unit: 2815

## **DETAILED ACTION**

The indicated allowability of claims 4-15 is withdrawn in view of the newly discovered reference(s) to Contiero et al (5,126,911). Rejections based on the newly cited reference(s) follow.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Williams et al in view of Contiero et al. As stated in the previous action, Williams teaches the basic structure of the invention with the formation of a high voltage pull-up transistor array which utilizes vertical and lateral DMOS transistors. Williams also teaches the well known configuration of forming a shared source or drain region between two transistors. See, for example, the configuration shown in FIG. 25O of Williams.

The reference to Contiero teaches a similar structure and also forms plural DMOS devices where one of the source or drain regions is shared. See, for example, the configuration shown in FIG. 4 of Contiero. In addition, Contiero shows an epitaxial layer formed on a substrate, with a buried layer (9) formed between the substrate and the epitaxial layer, what can be considered a plurality of looped insulating patterns, for example, the field isolation regions shown in FIG. 4, a gate pattern disposed on the upper part of substrate where the gate pattern partially overlaps an upper portion of the looped insulation layer (see where the gate electrodes extend up onto the field oxide regions), and where the gate array is essentially a mesh-shaped structure having a plurality of openings (i.e. the spaces between the gates) which expose the epitaxial layer where the source regions (15) are formed. Contiero also teaches such ancillary features as heavily doped source and drain regions, a drift region (14), and a

plurality of first conductivity type well regions (15), as claimed. Compare, for example, applicants' FIG. 5 embodiment with FIG. 4 of Contiero.

Taken together, these references appear to show all of the structural elements of the claimed invention. One skilled in the art would be motivated to combine these references in order to achieve greater device efficiency by combining the DMOS devices.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Edward Wojciechowicz whose telephone number is 571-272-1739. The examiner can normally be reached on Monday through Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Edward Wojciechowicz Primary Examiner Art Unit 2815

EW: ew